High-linearity Ga 0.51 In 0.49 P/In 0.15 Ga 0.85 As pseudomorphic high electron-mobility transistors have been successfully fabricated and demonstrated in both direct-current and alternating-current performance. Together with a wide-gap Ga 0.51 In 0.49 P gate insulator, a gate-to-drain breakdown voltage of 33 V is further improved to over 40 V by selectively removing mesa sidewalls. The transconductance and current density of a 1ϫ100 m 2 device at room temperature ͑77 K͒ are 90 ͑120͒ mS/mm and 646 ͑780͒ mA/mm, respectively. The measured f T and f max are 12 and 28.4 GHz, respectively. These are consistent with 1 m gate devices when the parasitic capacitance is reduced by selectively removing mesa sidewalls.
The high-breakdown voltage and good direct-current ͑dc͒, alternating-current ͑ac͒ linearity are important factors for widely used field-effect transistors ͑FETs͒ in the microwave power circuits. Over the past years, some heterostructure field-effect transistors ͑HFETs͒ with remarkable highbreakdown voltage have been reported. [1] [2] [3] [4] [5] Among them, the wide-gap GaInP layer latticed to GaAs layer is of importance due to highly selective etch ratio. For the GaInP/GaAs heterojunction bipolar transistors ͑HBTs͒, 6 the selective etching between GaInP and GaAs offers precise location of ohmic metal upon the base layer. In the case of GaInP/GaAs HFETs, the selective etching offers precise deposition of Schottky metal upon the wide-gap insulator. In addition, the wide-gap GaInP insulator also offers a large breakdown electric field and results in a high breakdown voltage.
In this letter, we report on the fabrication of a new Ga 0.51 In 0.49 P/In 0.15 Ga 0.85 As pseudomorphic high electronmobility transistors ͑HEMTs͒ with a GaAs delta sheet supplying layer and a GaAs delta sheet in the deeper channel. The double delta sheets employed are used to construct an appropriate doping profile. Both high product of twodimensional electron gas ͑2DEG͒ concentration and mobility in the InGaAs channel and broad-plateau g m vs I DS profile in the common-source characteristic are expected. Moreover, high selective etch between an active channel and GaInP confinement layers ͑gate insulator and sub-buffer layer͒ is utilized to remove mesa sidewall underneath the gate feeder. The required high breakdown voltage is further improved due to the elimination of mesa-sidewall gate leakage current. In general, the device isolation is accomplished by a relatively complicated and expensive ion-implantation method. 7 The selective removal of mesa sidewalls proposed in this work, on the other hand, will offer a simple and low-cost alternative way to obtain the high breakdown phenomenon. Experimentally, good dc and ac linearity has been achieved with a very high breakdown voltage over 40 V.
The layer structures used are grown on a ͑100͒-oriented semi-insulated GaAs substrate by a low pressure metal organic chemical vapor deposition ͑LP-MOCVD͒ system. InGaAs/GaAs heterointerface offers a doped channel. We believe this can improve the avalanche breakdown voltage because there are more electrons being transported in the undoped InGaAs layer in a high electric field. Certainly, this also increases the product of 2DEG concentration and electron mobility. After finishing the epitaxial growth, devices are fabricated using conventional photolithography, lift-off, and wet chemical etching techniques. AuGe/Ni metal is deposited as drain and source ohmic contacts and alloyed at 450°C for 2 min. Au metal is precisely deposited on GaInP gate insulator as Schottky contacts. The available gate dimension is 1ϫ100 m 2 with a drain-to-source spacing of 5 m. Figure 2 shows the gate-to-drain current-voltage characteristics. It is found that the gate-to-drain breakdown voltage before removing the mesa sidewalls is 33 V (I G ϭ72 nA/mm). An undoped wide-gap GaInP layer well acts as a gate insulator and electrons coming from two deltadoping sheets are confined between two GaInP layers. Therefore, this value is consistent with a drain-to-source spacing of 5 m when using the proposed structure. The measured breakdown voltage further increases to over 40 V after selectively removing mesa sidewalls by dipping the device into 3NH 4 OH:1H 2 O 2 :50H 2 O solution. As depicted in the inset of Fig. 2 , both narrow-gap channel and high doping sheets underneath the gate feeder are selectively removed. The scanning electron microscopy ͑SEM͒ pictures of the mesa sidewalls with the gate feed metal before and after the sidewalls etching are shown in Figs. 3͑a͒ and 3͑b͒ , respectively. Obviously, as seen in the Fig. 3͑b͒ , the double delta doping InGaAs channel near the gate feed metal has been removed away after the selective etching process. We obtain a very low leakage current of 17 nA/mm at this biased condition (V GD ϭϪ40 V). Clearly, this excellent behavior is primarily attributed to the employment of the selective etching process which can effectively eliminate the mesa-sidewall gate leakage. Figure 2 well demonstrates this improvement in leakage current.
The room-temperature ͑solid lines͒ and 77 K ͑dashed lines͒ common-source current-voltage (I -V) characteristics of the proposed device are shown in Fig. 4 . The gate-source voltage V GS is applied by Ϫ1 V/step and the maximum V GS is ϩ1.0 V. The available drain saturation current densities at V GS ϭ0 V are as high as 438 and 484 mA/mm, respectively. These current drives are attributed to the large product of 2DEG concentration and mobility. Both measured threshold voltages are nearly equal ͑Ϫ5.6 and Ϫ5.7 V͒. However, clear enhancement in both current and transconductance is obtained at 77 K.
To further realize the merits of the proposed structure, we refer to Fig. 5 . It shows transconductance (g m ) and cutoff frequency ( f T ) and maximum oscillation frequency ( f max ) as a function of drain saturation current density. The room-temperature and 77 K maximum g m are 90 and 120 mS/mm, respectively. Moreover, all measured g m 's show less dependence on operated current. The width of flat region, defined as the drop of 10% from the maximum g m , are 460 ͑room-temperature͒ and 400 mA/mm ͑77 K͒, respectively. This good device linearity mainly comes from the channel structure designed. The 2DEG close to gate electrode is supplied by the delta sheet at GaInP/GaAs heterointerface. Even if carriers transfer back to supplying layer, parallel conduction under forward biased condition and hence transconductance suppression are insignificant. It is because carriers in GaAs delta sheet still have good transport properties. On the other hand, another delta sheet at InGaAs/ GaAs heterointerface forms a homogeneously graded doping profile. Voltage-independent transconductance is expected as in the case of Ref. 8 .
The microwave performances of the studied device are measured by an HP8510B network analyzer in conjunction with Cascade probes. The maximum f T and f max are 12 and 28.4 GHz, respectively. These are consistent with 1 m gate when considering the f T -gate length product of 12 GHz m. We also found good ac linearity. Both dc and ac performances indicate the proposed device is very promising in the microwave power applications.
In summary, we report a new high-linearity Ga 0.51 In 0.49 P/In 0.15 Ga 0.85 As pseudomorphic HEMT using double delta sheets. 1-m-gate device shows a 33 V breakdown voltage. Further removing the narrow-gap channel and high-doping sheets underneath the gate feeder by a simple and low-cost selective etching process, we obtain the enhanced breakdown voltage over 40 V with a very low gate leakage current. Moreover, the proposed device exhibits good dc and ac linearity. The measured g m , f T , and f max are 90 mS/mm, 12 and 28.4 GHz, respectively.
